INTRODUCTION
We have developed fully depleted, back-illuminated CCD imagers fabricated on high-resistivity, n-type silicon for scientific applications (see Holland et al., 2003 and Figure 1 ). Since first described by Holland et al. (1996) , the virtues of such a CCD have been well established. The typical thickness of 200-300 µm results in good near-infrared quantum efficiency (QE) and greatly reduces fringing (Groom et al., 1999) . The point spread function (PSF) is well defined and is determined by the transit time of the photo-generated holes in an electric field that extends throughout the thickness of the device. Under full depletion conditions the PSF is directly proportional to the thickness of the CCD and inversely proportional to the square-root of the substrate bias used (Holland et al., 2003) . The PSF of a relatively thick, fully depleted CCD can be superior to that observed with a conventional thinned CCD if the latter has a significant field-free region at the backside of the device (Bebek et al., 2003) . Since the CCD is p-channel, the radiation hardness due to bulk damage from protons in the space environment is improved significantly (Bebek et al., 2002 ) when compared to conventional n-channel CCDs due to the lack of phosphorus-vacancy formation in the channels. In this work we describe efforts to fabricate fully depleted, backilluminated CCDs on 150 mm diameter wafers. Three fabrication process flows under investigation to produce high performance CCDs are discussed. In addition, we report results to date on high-voltage compatible CCDs of particular interest to the proposed SuperNova/Acceleration Probe (SNAP) satellite (http://snap.lbl.gov).
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CCD IMAGER DEVELOPMENT AT LBNL
Historical Development
In the early days of CCD development at LBNL, fabrication was done inhouse in a Class 10 clean room using 100 mm diameter wafers. Figure 2 shows such a 100 mm wafer containing a 2K x 4K, 15 µm pixel size CCD and other smaller devices. CCDs fabricated at this facility are currently in use at ground-based observatories. The processing steps critical to the fabrication of LBNL CCDs and the challenges in implementing them have been described in some detail in Holland et al. (2003) and Bebek et al. (2004) . In summary, they include completion at the full wafer thickness of all front-side processing up to the aluminum (Al) contact mask step. Then the wafers are ground and polished to final thickness of 200-300 µm. They are then back-side finished with an in-situ doped polycrystalline silicon (ISDP) process at 650C making an extremely thin ohmic contact for biasing. The ISDP formation process temperature is too high for Al so the contacting and metallization is done afterwards.
Expansion and Outsourcing
With the advent of the proposed SNAP it became clear that the large number of devices required for this and other applications would require the services of an outside fabrication vendor. DALSA Semiconductor was selected. Since DALSA uses 150 mm wafers, new design formats were needed. Figure 2 shows a 150 mm wafer with three SNAP style version-0 CCDs and two 2K x 4K, 15 µm CCDs. Two different pixel sizes 10.5 µm ( 2880 2 ) and 12 µm (2520 2 ) were chosen for the SNAP version-0 devices to accommodate early SNAP design requirements.
When the decision to outsource fabrication was made it was initially planned to execute the entire process at DALSA. It was found, at an early stage, that significant process development would be required to work with the thinned 150 mm wafers. As a result, a business model was developed in which DALSA does front-side processing up to the contacting step. LBNL then finishes the processing. To do this the LBNL clean room equipment was upgraded to 150 mm wafer capability using good quality used equipment. While a number of difficulties were encountered at first (Bebek et al., 2004) recent results, to be described below, are very promising. A significant advantage of the business model is that the processing necessary for back illumination is done at the wafer level, which results in a technology that is amenable to volume manufacturing.
In addition to the business model described above, two other approaches have been followed: These include the use of a refractory metal alloy (a Ti/TiN stack) instead of the standard aluminum interconnects. This material can withstand the ISDP process at 650C so the front-side can be fully completed at DALSA before thinning and back-side finishing. Although the TiN has higher resistivity than Al, good results have been obtained (Bebek et al., 2004) .
As a second alternative process we are collaborating with researchers at the Jet Propulsion Laboratory (JPL) to apply delta doping to p-channel CCDs. Molecular beam epitaxy is used to form the backside ohmic contact layer. This is a low-temperature process that grows a thin layer of Sb-doped silicon at temperatures not exceeding 450C, thereby permitting Al interconnects to be fabricated before thinning. This process is still under development (Bebek et al., 2004 ) but continues to look promising, especially for UV-enhanced detectors.
Development of High Voltage CCDs
As the SNAP proposal evolved, further refinements in science requirements led to the specification of a pixel size of 10.5 µm together with a PSF of 4 µm rms. In addition, larger pixel counts were required. PSF measurements on the version-0 devices showed that this requirement could not be met without going to higher substrate voltages than version-0 was designed to accommodate. The version-0 devices were normally 250 µm thick and could safely withstand about 50 V of bias while PSF measurements and modeling predicted a need for 200 µm devices biased to 80 V. A detailed analysis of the results was made and new simulation models were introduced to explain the observed behavior. Armed with these improved models, the current SNAP version-2 CCDs were designed. These were fabricated on the wafer shown in Fig. 4b , containing four devices of the same pixel count and size as the version-1. 
Version-2 Device Test Results
The version-2 design was submitted to DALSA in early 2005 and the first wafers were received in March. These were proof devices fully finished with Al contacting, ready to be tested un-thinned with front-illumination. All the version-2 CCDs were wafer probed at -45C and tested for functionality prior to dicing. This was done at UC Lick with the help of Richard Stover and will soon be performed at LBNL when our own wafer prober commissioning is complete. Of 16 devices, about 80% were functional, and after mounting, most of those tested were found to perform well in our test dewar operated around 140 K.
An important goal of the version-2 design is to achieve reliable operation at the SNAP-required substrate voltage V sub = 80 V. In order to test this, CCD performance was evaluated at voltages significantly higher than required. For example, Fig. 5 shows an 1800 second dark exposure of one of the un-thinned CCDs operated at V sub = 206 V. At this voltage the CCD is fully depleted even though it is 650 µm thick. This can be seen by examining the cosmic ray tracks. Incomplete depletion leads to puffy track ends from diffusion in field-free regions. No evidence of "glow" or any other signs of breakdown were observed, and in fact, the dark current measured for this image was determined to be 0.63 e -/pixel/hour. To measure gain and charge transfer efficiency (CTE), x-rays from the radioactive source 55 Fe are used (Janesick, 2001) . Figure 6a shows the x-ray histogram obtained from such a measurement of a different front-illuminated version-2 CCD operated at V sub = 107 V. The well resolved K α and K β x-ray peaks are an indicator of good performance. The read noise for this CCD NATIONAL LABORATORY 55 Fe x-ray histogram (a) and parallel stacking plot (b) for front-illuminated SNAP version-2 CCD operated at V sub = 107 V.
In addition to the full wafer thickness front-illuminated CCDs, a number of thinned and finished devices have been produced according to the business model and screened with wafer cold-probing (over 40, 200 µm thick CCDs to date). At the time of writing, only a couple of the SNAP version-2 CCDs have been tested. The promising results so far are illustrated in the projected test image shown in Fig. 7 . 3.
